SciELO - Scientific Electronic Library Online

 
vol.17 issue1Using Threats to Validity to Replicate Experiments in Requirements Elicitation SoftwareAlgorithm Implementation in High-Fidelity Digital Audio Effects Using Programmable Hardware author indexsubject indexarticles search
Home Pagealphabetic serial listing  

Services on Demand

Journal

Article

Indicators

Related links

  • On index processCited by Google
  • Have no similar articlesSimilars in SciELO
  • On index processSimilars in Google

Share


Ingeniería y Universidad

Print version ISSN 0123-2126

Abstract

SANDOVAL-RUIZ, Cecilia Esperanza  and  FEDON-ROVIRA, Antonio. Codificador RS(255,k) en hardware reconfigurable orientado a radio cognitivoRS Decoder (255,k) in Reconfigurable Hardware Oriented Towards Cognitive Radio. Ing. Univ. [online]. 2013, vol.17, n.1, pp.77-91. ISSN 0123-2126.

This paper presents the parametric configuration of a Reed Salomon decoder through VHDL hardware description language, oriented towards cognitive radio applications, on FPGA circuits, which support the reconfiguration of the hardware. Using a parameter selection module designed in VHDL and modular architecture, with phase concatenation and enabling signals, it is possible to configure in the hardware the number of information symbols in the RS(255,k)'s, given that such decoders are widely used in different communication protocols. In the decoder design a model was established based on the architecture of its components; we carried out simulations and the estimation of resource consumption, enabled by the ISE 11 Xilinx tool, and we studied the resulting schematics, with which we were able to validate the performance and logic of the created circuit. In this way we obtained a reconfigurable design based on a model of phase enabling, which offers a high efficiency rate regarding synthesis resources.

Keywords : Reed Solomon decoder; reconfigu-rable; VHDL; FPGA; cognitive radio.

        · abstract in Spanish | Portuguese     · text in Spanish     · Spanish ( pdf )